

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
8 January 2004 (08.01.2004)

PCT

(10) International Publication Number
WO 2004/004131 A2

(51) International Patent Classification⁷: **H03M 3/02**

(21) International Application Number: PCT/IB2003/002886

(22) International Filing Date: 19 June 2003 (19.06.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 102 28 942.5 28 June 2002 (28.06.2002) DE

(71) Applicant (for DE only): **PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH** [DE/DE]; Stein-damm 94, 20099 Hamburg (DE).

(71) Applicant (for all designated States except DE, US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **LOCHER, Matthias** [CH/DE]; c/o Philips Intellectual Property & Standards GmbH, Weissausstr. 2, 52066 Aachen (DE). **DELLA PIETRA, Leonardo** [IT/DE]; c/o Philips

Intellectual Property & Standards GmbH, Weissausstr. 2, 52066 Aachen (DE).

(74) Agent: **MEYER, Michael**; Philips Intellectual Property & Standards GmbH, Weissausstr. 2, 52066 Aachen (DE).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report

[Continued on next page]

(54) Title: CIRCUIT ARRANGEMENT AND METHOD FOR SIGMA-DELTA CONVERSION WITH REDUCED IDLE TONES



WO 2004/004131 A2

(57) Abstract: The circuit arrangement has a sigma-delta converter (2) for converting an analog input signal into a digital output signal. The sigma-delta converter (2) contains a loop filter, a comparator connected downstream of the latter and a feedback loop to feed the output signal back to the input signal. To reduce idle tones a dither signal is fed to the comparator by means of a dither-signal line (27.1). The dither signal is not however generated by a complex dither-signal generator. Instead, what is used as a dither signal is a signal that is available in the circuit but is not specifically generated for this purpose, e.g. an output signal from a second sigma-delta converter (2'). The circuit arrangement is thus simpler and less expensive than conventional circuit arrangements without its reduction of idle tones suffering.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Circuit arrangement and method for sigma-delta conversion with reduced idle tones

The present invention is concerned with the field of analog-to-digital (AD) converters and relates to a circuit arrangement having a sigma-delta converter and to a method of sigma-delta conversion in which idle tones are reduced.

A sigma-delta converter (also referred to as a sigma-delta modulator or an oversampling modulator) is an AD converter that converts any desired band-limited analog input signal into a digital 1-bit output signal. When this is done, the pulse density of the output signal is modulated by the input signal. Sigma-delta converters operate more accurately than multibit converters. At the present time they are used in most audio devices such as, for example, mobile telephones, CD players, etc.

The circuit diagram shown in Fig. 1 is that of an example formed by a sigma-delta converter 2 known from audio technology. Basically, a sigma-delta converter 2 is a feedback system having an input line 21 for an analog input signal to be converted (the useful signal), which line 21 terminates at a loop filter 22, having a quantizer 23 connected downstream of the loop filter 22, having an output line for the digital output signal 24 leading from the quantizer 23, and having a feedback loop 25 provided with a digital-to-analog (DA) converter 26. In the simplest case the loop filter 22 is an integrator but in the example shown here it is a fourth-order filter to give a higher resolution. A plurality of loop filters may be provided; the number of such filters gives the order of the sigma-delta converter 2. The sigma-delta converter 2 has for example four transconductance stages, the input voltage being converted into a current in each stage and the currents being summed at the input of the quantizer 23. The quantizer 23 is for example in the form of a comparator and is clocked by a carrier frequency that has to be far higher than the maximum frequency of the useful signal. The output signal is converted into an analog signal in the 1-bit DA converter 26 and is fed back into the loop filter 22 with a negative sign by the feedback loop 25.

When the input signal is low, and constant or only slowly varying, sigma-delta converters 2 may, due to their very principle, cause disruptions that are referred to as idle tones or idle noise. These disruptive tones or noise are perfectly audible to the human ear and are therefore undesirable.

To reduce the idle tones, it is known from the prior part for a stochastic dither signal to be superimposed on the input signal, to prevent any periodic behavior from occurring for brief periods at the output of the comparator 23 by ensuring that there are no 5 such periodicities present in the input signal. This is disclosed in, for example, US 5,144,308. A line 27 for a dither signal under this theory is also shown in Fig. 1. It terminates at the comparator 23 and the signal it carries can be summed with the signals coming from the loop filter 22. A generator for generating a random dither signal (not shown in the drawing) has to be provided in the circuit to generate the dither signal. The generator for generating the 10 random dither signal forms a complex additional part of the circuit; it takes up space, makes the circuit more complex and in the end causes the costs to be higher.

It is therefore an object of the invention to provide a circuit arrangement 15 having a sigma-delta converter and a method of sigma-delta conversion, in which idle tones are reduced but which at the same time do not suffer from the above disadvantages and in particular are less complex and less expensive than the solutions known from the prior art.

These are other objects are achieved by the circuit arrangement and method that are defined in the non-dependent claims. Advantageous embodiments are specified in the 20 dependent claims.

The idea on which the invention is based is to dispense with a complex dither- 25 signal generator and in place of it to use as the dither signal a signal that is available in the circuit but that is not generated specifically for this purpose. Suitable signals of this kind are present in the circuit arrangement. What is preferably used as a dither signal is an output signal from a second sigma-delta converter or an input signal to a finite impulse response (FIR) digital-to-analog converter. What are also suitable however are other signals that contain wide-band noise and no high-frequency tones or repetitions; what is preferably used 30 is a noise-shaped signal. The circuit arrangement according to the invention is thus simpler and less expensive than conventional circuit arrangements without its reduction of idle tones suffering.

Hence, in the circuit arrangement according to the invention having a sigma-delta converter for converting an analog input signal into a digital output signal, the sigma-delta converter comprises a loop filter having a filter input to which an input line for the input signal is connected and having a filter output, a quantizer having a quantizer input that is

connected to the filter output and having a quantizer output to which an output line for the output signal is connected, and a feedback loop to feed the output signal back to the input signal. The circuit arrangement has a dither-signal line that is suitable for additionally applying to the quantizer input, as a dither signal, a signal that is available in the circuit but is not specifically generated for this purpose.

The method according to the invention for the sigma-delta conversion of an analog input signal into a digital output signal comprises the following method steps:

- (a) filtering of the input signal, thereby producing a filtered signal;
- (b) adding together of the filtered signal and a dither signal, thereby producing a sum signal, what is used as the dither signal being a signal that is available in the circuit but is not specifically generated for this purpose;
- (c) quantizing of the sum signal, thereby producing the output signal; and
- (d) feeding of the output signal back to the input signal.

These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.

In the drawings:

Fig. 1 is a block diagram of a sigma-delta converter as known from the prior art;

Fig. 2 is a block diagram of a first embodiment of the circuit according to the invention; and

Fig. 3 is a block diagram of a second embodiment of the circuit according to the invention.

25

The circuits shown in Figs. 2 and 3 relate to an example of an application in audio technology and can for example be used in a mobile telephone. What is involved is an encoder/decoder (codec) architecture for the speech band having two paths 10, 10'. Each path 30 10, 10' has an input channel 11, 11' having an AD converter 2, 2', and an output channel 12, 12' having a DA converter 5, 5'. The channels 11, 11' and 12, 12' each have a positive and a negative line, which are differentially operated and which form the input and output channels of respective paths. The input channel 11 of the first path 10 is connected to a microphone (not shown in the drawing) and the output channel 12 of the first path 10 is connected to a

loudspeaker (not shown in the drawing). The second path 10' is connected to a telephone line (not shown in the drawing).

In Figs. 2 and 3, the meanings of the reference letters and numerals are as follows:

- 5 - AIP1 is the positive analog input line of the first path 10;
- AIN1 is the negative analog input line of the first path 10;
- AOP1 is the positive analog output line of the first path 10;
- AON1 is the negative analog output line of the first path 10;
- AIP2 is the positive analog input line of the second path 10';
- 10 - AIN2 is the negative analog input line of the second path 10';
- AOP2 is the positive analog output line of the second path 10';
- AON2 is the negative analog output line of the second path 10';
- AMP is an amplifier 1, 1';
- ATC is the sigma-delta converter (analog transmit converter) 2, 2';
- 15 - DDF is a digital decimation filter 3, 3', i.e. a low-pass filter in which the sampling frequency is reduced and the resolution in bits increased (e.g. 1 bit @ 1 MHz to 16 bits @ 32 kHz);
- DNS is a digital noise shaper 4, 4';
- ARD is an analog receive DA converter 5, 5', preferably a finite impulse
- 20 response (FIR) digital-to-analog converter;
- ASB is an ARM system bus, i.e. a digital communications bus 7;
- ARM is a processor (advanced RISC machine) 8.

The processor 8 controls the AD converters 2, 2' and the DA converters 5, 5' via the bus 7. It filters the various signals and combines them with one another. Inserted 25 between the bus 7 and the converters 2, 2' and 5, 5' is a buffer and interface unit 6.

In a first embodiment of the invention that is shown in Fig. 2, what is used as the dither signal that is needed for the first sigma-delta converter 2 is the output signal from the second sigma-delta converter 2'. The dither signal is channeled off at the output of the second sigma-delta converter 2' and fed via a first dither-signal line 27.1 to the comparator of 30 the first sigma-delta converter 2. If desired the frequency of the signal can be reduced upstream of the comparator, e.g. divided by two or four. Conversely, what may be used as the dither signal that is needed for the second sigma-delta converter 2' may of course be the output signal from the first sigma-delta converter 2, for which purpose a second dither-signal

line 27.2 is provided. It is of course a prerequisite for the implementation of this embodiment that the circuit arrangement contains at least two sigma-delta converters 2, 2'.

In a second embodiment of the invention that is shown in Fig. 3, what is used as the dither signal that is needed for a sigma-delta converter 2 situated in an input channel

5 11 of a path 10 is an input signal to the finite impulse response (FIR) digital-to-analog converter 5 in the output channel 12 of the same path 10. This signal is preferably noise-shaped beforehand, by means of a digital noise-shaping filter 4 for example. Only high-frequency components or the complete signal can be used as a dither signal. The dither signal is channeled off at the input to the FIR digital-to-analog converter 5 and fed to the

10 comparator of the sigma-delta converter 2 via a third dither-signal line 27.3. Any low-frequency components that may be present in the dither signal are not a nuisance because the comparator input of the sigma-delta converter 2 acts as a high-pass filter and filters components of this kind out of the dither signal. Further sigma-delta converters 2' in the circuit arrangement may be supplied with a dither signal in a similar way via further dither-
15 signal lines 27.4. In contrast to the first embodiment, it is not necessary in this second embodiment for a plurality of sigma-delta converters to be present in the circuit arrangement.

Thanks to the invention, it is possible for circuit arrangements, particularly for audio technology, to be implemented that have a sigma-delta converter and in which idle tones are reduced, but which are low in complexity and inexpensive.

CLAIMS:

1. A circuit arrangement having a sigma-delta converter (2) for converting an analog input signal into a digital output signal, wherein the sigma-delta converter (2) comprises a loop filter (22) having a filter input to which an input line (21) for the input signal is connected and having a filter output, a quantizer (23) having a quantizer input that is 5 connected to the filter output and having a quantizer output to which an output line (24) for the output signal is connected, and a feedback loop (25) to feed the output signal back to the input signal, and the circuit arrangement has a dither-signal line (27) that is suitable for additionally applying to the quantizer input, as a dither signal, a signal that is available in the circuit but is not specifically generated for this purpose.
- 10 2. A circuit arrangement as claimed in claim 1, wherein the circuit comprises a second sigma-delta converter (2') having a second output line (24'), and the dither-signal line (27.1) connects the second output line (24') to the quantizer input of the first sigma-delta converter (2).
- 15 3. A circuit arrangement as claimed in claim 1, wherein the circuit arrangement comprises a digital-to-analog converter (5), preferably an FIR digital-to-analog converter, and the dither-signal line (27.3) connects an input line of the digital-to-analog converter (5) to the quantizer input of the first sigma-delta converter (2).
- 20 4. A circuit arrangement as claimed in any one of the foregoing claims, wherein the circuit arrangement has means (4) for noise shaping that are connected upstream of the dither-signal line (27.3).
- 25 5. A circuit arrangement as claimed in any one of the foregoing claims, wherein the quantizer (23) comprises a comparator.
6. A circuit arrangement as claimed in any one of the foregoing claims, wherein the feedback loop (25) comprises a digital-to-analog converter (26).

7. A method for the sigma-delta conversion of an analog input signal into a digital output signal comprising the following method steps:

- (a) filtering of the input signal, thereby producing a filtered signal;
- 5 (b) adding together of the filtered signal and a dither signal, thereby producing a sum signal, what is used as the dither signal being a signal that is available in the circuit but is not specifically generated for this purpose;
- (c) quantizing of the sum signal, thereby producing the output signal; and
- (d) feeding- back of the output signal to the input signal.

10

8. A method as claimed in claim 7, wherein an output signal obtained by the sigma-delta conversion of a different input signal is used as the dither signal.

9. A method as claimed in claim 7, wherein an input signal to a digital-to-analog converter (5), preferably an FIR digital-to-analog converter, is used as the dither signal.

10. A method as claimed in any of claims 7 to 9, wherein a signal containing wide-band noise, preferably a noise-shaped signal, is used as the dither signal.

1/3




FIG.1

2/3




FIG.2

3/3




FIG.3

**(19) World Intellectual Property Organization
International Bureau**



**(43) International Publication Date
8 January 2004 (08.01.2004)**

PCT

(10) International Publication Number
WO 2004/004131 A3

(51) International Patent Classification⁷: H03M 3/02

Matthias [CH/DE]; c/o Philips Intellectual Property & Standards GmbH, Weisshausstr. 2, 52066 Aachen (DE). DELLA PIETRA, Leonardo [IT/DE]; c/o Philips Intellectual Property & Standards GmbH, Weisshausstr. 2, 52066 Aachen (DE).

(21) International Application Number:

PCT/IB2003/002886

(22) International Filing Date: 19 June 2003 (19.06.2003)

(74) Agent: **MEYER, Michael**; Philips Intellectual Property & Standards GmbH, Weiss hausstr. 2, 52066 Aachen (DE).

(25) Filing Language: English

(81) **Designated States (national):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(26) Publication Language: English


Priority Data: 102-28-942-5 28 June 2002 (28.06.2002) DE

(71) **Applicant (for DE only): PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH [DE/DE]; Stein-damm 94, 20099 Hamburg (DE).**

(84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: CIRCUIT ARRANGEMENT AND METHOD FOR SIGMA-DELTA CONVERSION WITH REDUCED IDLE TONES



WO 2004/004131 A3

(57) Abstract: The circuit arrangement has a sigma-delta converter (2) for converting an analog input signal into a digital output signal. The sigma-delta converter (2) contains a loop filter, a comparator connected downstream of the latter and a feedback loop to feed the output signal back to the input signal. To reduce idle tones a dither signal is fed to the comparator by means of a dither-signal line (27.1). The dither signal is not however generated by a complex dither-signal generator. Instead, what is used as a dither signal is a signal that is available in the circuit but is not specifically generated for this purpose, e.g. an output signal from a second sigma-delta converter (2'). The circuit arrangement is thus simpler and less expensive than conventional circuit arrangements without its reduction of idle tones suffering.



Published:

— *with international search report*

(88) Date of publication of the international search report:

22 April 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

International Application No
PCT/IB 03/02886

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03M3/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H03M H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, PAJ, IBM-TDB, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/057214 A1 (BROOKS TODD) 16 May 2002 (2002-05-16) abstract; figures 2,3 page 2, paragraph 42 page 2, paragraph 47 –page 3, paragraph 48 page 3, paragraph 50 – paragraph 56	1,3-7,9, 10
A	NORSWORTHY S R: "Effective dithering of sigma-delta modulators", PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. SAN DIEGO, MAY 10 – 13, 1992, PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. (ISCAS), NEW YORK, IEEE, US, VOL. VOL. 4 CONF. 25, PAGE(S) 1304-1307 XP010061387 ISBN: 0-7803-0593-0	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the International filing date
- *L* document which may throw doubts on priority, claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the International filing date but later than the priority date claimed

T later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

28 January 2004

Date of mailing of the International search report

04/02/2004

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Oliveira, J.

INTERNATIONAL SEARCH REPORTInternational Application No
PCT/IB 03/02886

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US 2002057214 A1	16-05-2002	US 2003174080 A1	WO 0223731 A2	18-09-2003 21-03-2002